




## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 7 : <b>H02M 3/158</b>	<b>A1</b>	(11) International Publication Number: <b>WO 00/67366</b> (43) International Publication Date: 9 November 2000 (09.11.00)
(21) International Application Number: PCT/EP00/03776 (22) International Filing Date: 20 April 2000 (20.04.00) (30) Priority Data: 99201403.5 4 May 1999 (04.05.99) EP (71) Applicant: KONINKLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL). (72) Inventor: SLUIJS, Ferdinand, J.; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). (74) Agent: DULVESTIJN, Adrianus, J.; Internationaal Octrooibureau B.V., Prof Holstlaan 6, NL-5656 AA Eindhoven (NL).	(81) Designated States: JP, KR, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).  <b>Published</b> <i>With international search report.</i> <i>Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i>	

(54) Title: DC-DC CONVERTER

## (57) Abstract

A converter for converting an input voltage ( $U_i$ ) into an output voltage ( $U_o$ ). The converter has several modes of operation. The converter can, for example, operate in an up-conversion mode, a down-conversion mode, or a window conversion mode. The converter has at least one switch ( $S_1 - S_4$ ) for controlling the converter so as to obtain a desired value of the output voltage ( $U_o$ ) in the up-conversion mode and in the down-conversion mode. This is achieved by changing the duty cycle of a binary signal (BS) which controls the switch ( $S_1 - S_4$ ). The converter further includes means (DMNS) for detecting the duty cycle of the binary signal (BS). This duty cycle is compared with a reference duty cycle (RFDCCL). The result of this comparison is used for deciding whether or not to change over from the up-conversion mode (or the down-conversion mode) to the window conversion mode. In the window conversion mode each switch ( $S_1 - S_4$ ) in the converter is permanently closed or open. In the window conversion mode the output voltage ( $U_o$ ) is roughly equal to the input voltage ( $U_i$ ). The converter remains in the window conversion mode as long as the output voltage ( $U_o$ ) is within a given voltage window (range). However, if the output voltage ( $U_o$ ) has become too low, the converter changes over from the window conversion mode to the up-conversion mode. In a similar way, the converter changes over from the window conversion mode to the down-conversion mode when the output voltage ( $U_o$ ) has become too high.



**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakhstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

DC-DC converter.

The invention relates to a converter for converting an input voltage into an output voltage, having a switch for controlling the converter under control of a binary signal by means of adaptation of the duty cycle of the binary signal so as to obtain a desired value of the output voltage, which converter has at least two conversion modes and which converter in its operation condition is in one of at least two conversion modes, and selection means for the selection of at least one of the at least two conversion modes.

Such a converter is known from United States Patent Specification 5,475,296. Said Specification describes a switched-mode voltage converter which operates in a so-called buck mode or in a so-called boost mode. The known converter further has means for comparing the output voltage with the input voltage. The result of said comparison is used for determining whether the converter is to be switched from the buck mode to the boost mode or vice versa. If the input voltage is higher than the output voltage the converter is in the buck mode. If the input voltage is lower than the output voltage the converter is in the boost mode.

A drawback of the known converter is that the method of determining when the converter should change from the buck mode too the boost mode or vice versa is comparatively complex.

It is an object of the invention to provide a converter which does not have this drawback.

To this end, according to the invention, the converter of the type defined in the opening paragraph is characterized in that the selection means include detection means for the detection of the duty cycle of the binary signal, and comparison means for comparing the duty cycle of the binary signal with a reference duty cycle and for supplying a mode control signal in response to the comparison in order to change over from one of the at least two conversion modes to another one of the at least two conversion modes.

As a result of this, in contradistinction to the known converter, no means are required for comparing the output voltage with the input voltage for the purpose of changing over from the one conversion mode to the other conversion mode.

The invention is based on the recognition of the fact that the duty cycle of the binary signal inherently contains information that can be used to indicate, by means of the

mode control signal, when the converter should change over from the one conversion mode to another conversion mode. Let it be assumed, for example, that the converter has two conversion modes: an up-conversion mode, i.e. the converter functions as a so-called up-converter, and a down-conversion mode, i.e. the converter functions as a so-called down-converter. Let it further be assumed that the input voltage is 10 V, that the output voltage is 3 V, and that the desired output voltage is 12 V. (This situation can arise, for example, in that in a prior situation the input voltage was 10 V and the desired output voltage was 3 V, so that eventually the converter was permanently in the down-conversion mode in order to achieve the conversion from 10 V to 3 V, and subsequently the desired output voltage was changed to 12 V). It is then further likely (because the output voltage is much lower than the input voltage) that in spite of the fact that, in principle, it is also possible to realize a down-conversion by means of conventional up-converters, the converter will be dimensioned in such a manner that it is the down-conversion mode because the conversion is then more efficient. The duty cycle of the binary signal will adapt itself in order to end up at the desired output voltage of 12 V. When it is assumed that, in order to increase the output voltage of the converter (in the down-conversion mode) the duty cycle should be increased, the duty cycle of the binary signal will continually increase as long as the output voltage is lower than the desired output voltage. In the down-conversion mode the output voltage can never become greater than the input voltage. In the present example the output voltage can therefore not become higher than 10 V as long as the converter is in the down-conversion mode. In order to allow the desired output voltage to be reached in the end, the converter should duly change over from the down-conversion mode to the up-conversion mode. However, for reasons of efficiency the converter should preferably change over to the up-conversion mode when the output voltage is relatively close to 10 V, for example 9.7 V. It is important to recognize that the duty cycle (which, by definition, is always in the range from 0 to 1) of the binary signal is correlated with the output voltage. By comparison of the duty cycle of the binary signal with the reference duty cycle, it is therefore possible to determine when the converter should change over to the up-conversion mode. In the present example, as a result of said correlation, the reference duty cycle should have nearly its maximum value (for example 0.98) because an output voltage of 9.7 V lies comparatively close to the (theoretically) maximum attainable output voltage of 10 V. After the converter has changed over to the up-conversion mode the converter can raise the output voltage to the desired value of 12 V by adaptation of the duty cycle of the binary signal.

It is to be noted that the above example merely serves to clarify the invention and should not be interpreted as prerequisite for the implementation of the invention. Thus, the change-over from the one conversion mode to another conversion mode may, for example, be based on a reference duty cycle which is comparatively close to zero. It is also possible to use  
5 more than one binary signal, for example a binary signal for controlling the converter in the down-conversion mode and a further binary signal for controlling the converter in the up-conversion mode. It is also possible to use a plurality of reference duty cycles, for example in such a manner that each conversion mode has its own reference duty cycle. Furthermore, it is possible to have, for example, two up-conversion modes. Moreover, it is to be noted that in the  
10 known converter the change-over from an up-conversion mode to a down-conversion mode or vice versa is always effected at the instant that the output voltage equals the input voltage. This is in contradistinction to the converter in accordance with the invention, where the change-over point may be chosen freely.

An embodiment of a converter in accordance with the invention is further  
15 characterized in that the conversion modes include a first, a second and a third conversion mode, and in the operating condition the converter can change over from the first or from the third conversion mode to the second conversion mode under control of the mode control signal. To elucidate this, it is assumed by way of example that the first and third conversion mode is an up-conversion mode and a down-conversion mode, respectively, and that the  
20 second conversion mode is a so-called window conversion mode. The change-over from the up-conversion mode to the window conversion mode or from the down-conversion mode to the window conversion mode operates in a manner similar (i.e. by comparison of a duty cycle with a reference duty cycle) to that described in the previous example in which the converter changes over from a down-conversion mode to an up-conversion mode or vice versa. In the  
25 window conversion mode each of the switches in the converter is either permanently closed or permanently open. An advantage of this is that there are no switching losses and, as a result of this, the efficiency of the converter is higher. As long as the output voltage is within a so-called voltage window the converter remains in the window conversion mode. The voltage window defines a lower limit and an upper limit within which the output voltage may be  
30 situated.

Since in the window conversion mode each switch is either permanently closed or permanently open the change-over to the down-conversion mode or to the up-conversion mode cannot be effected by means of the detection of the duty cycle of the binary signal and the comparison of this duty cycle with a reference duty cycle. This is because the duty cycle of

the binary signal is permanently equal to zero or permanently equal to one in the window conversion mode.

In order to yet enable a change-over from the window conversion mode to another conversion mode a further embodiment of a converter in accordance with the invention is further characterized in that the converter includes evaluation means for the  
5 evaluation of the output voltage in order to supply a further mode control signal in response to the last-mentioned evaluation for this purpose of changing over from the first conversion mode to either the first or the third conversion mode.

By way of example it is again assumed that the first conversion mode is an up-  
10 conversion mode, that the third conversion mode is a down-conversion mode, and that the second conversion mode is a window conversion mode. Depending on whether the output voltage is lower than the lower limit or higher than the upper limit, or higher than the lower limit but lower than the upper limit, the evaluation means indicate by means of the further mode control signal whether the converter should change over to the up-conversion mode, or  
15 to the down-conversion mode, or the converter should remain in the window conversion mode. Owing to the voltage window, it will usually not be necessary to impose stringent accuracy requirements on the comparators. As a result of this, comparatively small and cheap (and, possibly, easy to design) comparators can be used. A first comparator compares the output voltage of the converter with a first reference voltage, which defines the lower limit of the  
20 voltage window. A second comparator compares the output voltage of the converter with a second reference voltage, which defines the upper limit of the voltage window. If the converter is in the window conversion mode and at a given instant the output voltage becomes lower than the lower limit of the voltage window, the first comparator will supply a signal which causes the converter to switch over to the up-conversion mode. If the converter is in the  
25 conversion mode and at a given instant the output voltage becomes higher than the upper limit of the voltage window, the second comparator will supply a signal which causes the converter to switch over to the down-conversion mode.

As an alternative, which yields a slightly less accurate result, it is also possible to make a comparison between the input voltage and the first or the second reference voltage  
30 by means of the first and the second comparator, respectively.

The converter in accordance with the invention can be used particularly advantageously if the input voltage is within the voltage window or if, in the case that the input voltage is outside the voltage window, it is comparatively close to the lower limit or the upper limit of the voltage window. As a result, it is very advantageous to use the converter in

accordance with the invention particularly in the case of battery-powered apparatuses. Let it be assumed, for example, that a battery-powered apparatus operates correctly when it is powered with a voltage of minimum 4.0 V and maximum 4.5 V. This means that the converter can be dimensioned in such a manner that the lower limit and the upper limit of the voltage window is 4.0 V and 4.5 V, respectively. Let it further be assumed that the voltage source for supplying the input voltage of the converter is a so-called 4.5 V type battery. It is not unlikely that, when the battery is still relatively full and the power consumption of the apparatus is low, it possibly supplies a voltage of 4.7 V. The converter will then be in the down-conversion mode. If after some time (the amount of time depends on the current consumption of the apparatus) the battery is less full and, consequently, the output voltage of the converter has decreased to 4.5 V, the converter switches over from the down-conversion mode to the window conversion mode. As the battery is further drained the input voltage will gradually decrease further, as a result of which the output voltage of the converter also decreases further. At the instant at which the output voltage has decreased to 4.0 V (and the battery has already been drained to a considerable extent) the converter changes over from the window conversion mode to the up-conversion mode in order to prevent the output voltage from decreasing even further. The output voltage will only drop below 4.0 V when the battery is substantially empty and, as a consequence, the input voltage is too low, for example 1 V.

Generally, it takes a comparatively long time before the output voltage has decreased from 4.5 V to 4.0 V as a result of the battery being drained. This means that the converter is in the window conversion mode for the greater part of the life span of the battery. As a result of this the efficiency of the converter is very high.

The invention will now be described in more detail with reference to the accompanying drawings, in which:

Figure 1 shows an electrical circuit diagram of an embodiment of a converter in accordance with the invention; and

Figure 2 shows an electrical circuit diagram of a further embodiment of a converter in accordance with the invention.

Figure 1 shows an electrical circuit diagram of an embodiment of a converter in accordance with the invention. The converter comprises a switched-mode converter SWCNV which converts an input voltage  $U_i$  between an input terminal 1 and a ground terminal 3 into an output voltage  $U_o$ , which is available between an output terminal 2 and the ground terminal 3. The switches of the switched-mode converter SWCNV are controlled by means of one or more binary signals BS supplied by a digital controller CNTRL. The switched-mode converter

SWCNV can operate in various conversion modes, for example in an up-conversion mode or in a down-conversion mode. In which mode the switched-mode converter SWCNV operates is dependent on the binary signal BS. The information required by the digital controller CNTRL in order to supply the correct binary signal BS is obtained from selection means SLMNS, which supply said information by means of a mode control signal MDCNTRL. For supplying the mode control signal MDCNTRL the selection means SLMNS include detection means DMNS and comparison means CMPMNS. The detection means DMNS detect the duty cycle of the binary signal BS. The comparison means CMPMNS compare the duty cycle of the binary signal BS with a reference duty cycle RFDCCL. In response to this comparison the comparison means supply the mode control signal MDCNTRL. The detection means DMNS can determine the duty cycle of a switch of the converter SWCNV by a direct measurement of the duty cycle of the relevant switch, as is shown by means of the broken lines, or by an indirect measurement of the duty cycle of the relevant switch by deriving the duty cycle from the digital controller CNTRL, as is shown by the continuous lines. The reference duty cycle RFDCCL may be supplied, for example, from an external source, thus enabling it to be changed in a simple manner, when necessary. It is then possible, for example by means of a computer, to program an arbitrary duty cycle. However, the reference duty cycle RFDCCL may also be stored in internal hardware of the converter.

Figure 2 shows an electrical circuit diagram of a further embodiment of a converter in accordance with the invention. The switched-mode converter SWCNV includes first to fourth switches  $S_1 - S_4$ , a coil L and a capacitor C, which serves for smoothing the output voltage  $U_0$ . The first switch  $S_1$ , the coil L, and the fourth switch  $S_4$  are arranged in series with one another between the input terminal 1 and the output terminal 2, the coil being interposed between the first switch  $S_1$  and the fourth switch  $S_4$ . A second switch  $S_2$  has one side connected to a node common to the first switch  $S_1$  and the coil L, and has its other side connected to the ground terminal 3. A third switch  $S_3$  has one side connected to a node common to the fourth switch  $S_4$  and the coil and has its other side connected to the ground terminal 3.

In addition to the up-conversion mode and the down-conversion mode the converter also has a window conversion mode. For this purpose, the converter has been provided with evaluation means EVMNS for evaluating the output voltage  $U_0$  in order to supply a further mode control signal FMDCNTRL in response to the evaluation. The further mode control signal FMDCNTRL indicates whether or not the converter should change over from the window conversion mode to either the down-conversion mode or the up-conversion



mode. The evaluation means EVMNS in the present example include a first comparator  $CMP_1$  and a second comparator  $CMP_2$ . The first comparator  $CMP_1$  has a first input connected to a first reference terminal  $RF_L$ , has a second input connected to the output terminal 2, and has an output coupled to the digital controller CNTRL. The second comparator  $CMP_2$  has a first input  
5 connected to a second reference terminal  $RF_H$ , has a second input connected to the output terminal 2, and has an output coupled to the digital controller CNTRL. The first and the second comparator  $CMP_1$ ,  $CMP_2$  respectively supply a first and a second further mode control signal  $FMDCNTRL_1$ ,  $FMDCNTRL_2$ .

If the converter is in the window conversion mode and the output voltage  $U_0$  is  
10 within a voltage window the converter remains in the window conversion mode. A lower limit of the voltage window is defined by a first reference voltage  $V_{RFL}$  between the first input of the comparator  $CMP_1$  and the ground terminal 3. An upper limit of the voltage window is defined by a second reference voltage  $V_{RFH}$  between the first input of the comparator  $CMP_2$  and the ground terminal 3.

15 When it is assumed, for example, that the first input of the first comparator  $CMP_1$  is the plus input and the second input is the minus input, and that first input of the second comparator  $CMP_2$  is the minus input and the second input is the plus input, both the first and the second further mode control signal  $FMDCNTRL_1$ ,  $FMDCNTRL_2$  have a logic low level if the converter is in the window conversion mode. If the output voltage  $U_0$  becomes  
20 smaller than the first reference voltage  $V_{RFL}$  the first further mode control signal  $FMDCNTRL_1$  goes to a logic high to indicate that the converter should change over to the up-conversion mode. Likewise, the second further mode control signal  $FMDCNTRL_2$  goes to a logic high to indicate that the converter should change over to the down-conversion mode.

25 The switches  $S_1 - S_4$  may be formed by various types of switches, such as for example bipolar transistors, field effect transistors, thyristors, or relays. It is also possible to use other types of switched-mode converters SWCNV, for example switched-mode converters which do not include a coil but which include only switches and capacitive elements.

The converter may be formed by means of discrete components or it may be incorporated in an integrated circuit.

## CLAIMS:

1. A converter for converting an input voltage ( $U_i$ ) into an output voltage ( $U_o$ ), having a switch ( $S_1 - S_4$ ) for controlling the converter under control of a binary signal (BS) by means of adaptation of the duty cycle of the binary signal (BS) so as to obtain a desired value of the output voltage ( $U_o$ ), which converter has at least two conversion modes and which  
5 converter in its operation condition is in one of at the least two conversion modes, and selection means (SLMNS) for the selection of one of the at least two conversion modes, characterized in that the selection means (SLMNS) include detection means (DMNS) for the detection of the duty cycle of the binary signal (BS), and comparison means (CMPMNS) for comparing the duty cycle of the binary signal (BS) with a reference duty cycle (RFDCCCL) and  
10 for supplying a mode control signal (MDCNTRL) in response to the comparison in order to change over from one of the at least two conversion modes to another one of the at least two conversion modes.
2. A converter as claimed in Claim 1, characterized in that the conversion modes  
15 include a first, a second and a third conversion mode, and in the operating condition the converter can change over from the first or from the third conversion mode to the second conversion mode under control of the mode control signal (MDCNTRL).
3. A converter as claimed in Claim 2, characterized in that the converter includes  
20 evaluation means (EVMNS) for the evaluation of the output voltage ( $U_o$ ) in order to supply a further mode control signal (FMDCNTRL) in response to the last-mentioned evaluation for this purpose of changing over from the first conversion mode to either the first or the third conversion mode.
- 25 4. A converter as claimed in Claim 3, characterized in that the first conversion mode is an up-conversion mode, the third conversion mode is a down-conversion mode, and the second conversion mode is a window conversion mode, in which window conversion mode the output voltage ( $U_o$ ) is within a voltage window defined by a voltage window lower

limit and a voltage window upper limit, and in which window conversion mode each switch ( $S_1 - S_4$ ) of the converter is either permanently closed or permanently open.

5. A converter as claimed in Claim 4, characterized in that the further mode control signal (FMDCNTRL) comprises: a first further mode control signal (FMDCNTRL<sub>1</sub>) for the change-over from the window conversion mode to the up-conversion mode if the output voltage ( $U_0$ ) is lower than the lower limit of the voltage window, and a second further mode control signal (FMDCNTRL<sub>2</sub>) for the change-over from the window conversion mode to the down-conversion mode if the output voltage ( $U_0$ ) is higher than the upper limit of the voltage window.

6. A converter as claimed in Claim 5, characterized in that the evaluation means (EVMNS) for the evaluation of the output voltage ( $U_0$ ) comprise: a first comparator (CMP<sub>1</sub>) for the comparison of the output voltage ( $U_0$ ) with a first reference voltage (VRF<sub>1</sub>) which corresponds to the lower limit of the voltage window, and for the supply of the first further mode control signal (FMDCNTRL<sub>1</sub>) in response to the last-mentioned comparison; and a second comparator (CMP<sub>2</sub>) for the comparison of the output voltage ( $U_0$ ) with a second reference voltage (VRF<sub>2</sub>) which corresponds to the upper limit of the voltage window, and for the supply of the second further mode control signal (FMDCNTRL<sub>2</sub>) in response to the last-mentioned comparison.

7. A converter as claimed in any one of the preceding Claims, characterized in that the reference duty cycle is in the range from 0 - 0.1.

8. A converter as claimed in any one of the Claims 1, 2, 3, 4, 5 or 6, characterized in that the reference duty cycle is in the range from 0.9 - 1.

9. A converter as claimed in any one of the Claims 4, 5, 6, 7 or 8, characterized in that the converter comprises: an input terminal (1) and a ground terminal (3) for receiving the input voltage ( $U_i$ ) between the input terminal (1) and the ground terminal (3); an output terminal (2) for supplying the output voltage ( $U_0$ ) between the output terminal (2) and the ground terminal (3); a first ( $S_1$ ), a second ( $S_2$ ), a third ( $S_3$ ), and a fourth ( $S_4$ ) switch, the switch ( $S_1 - S_4$ ) for controlling the converter under control of the binary signal (BS) being one of the first ( $S_1$ ), second ( $S_2$ ), third ( $S_3$ ), or fourth ( $S_4$ ) switches; and a coil (L); and in that the first

switch ( $S_1$ ) has a first terminal coupled to the input terminal (1) and the first switch ( $S_1$ ) has a second terminal coupled to a first terminal of the second switch ( $S_2$ ), and the second switch ( $S_2$ ) has a second terminal coupled to the ground terminal (3), and the coil (L) has a first terminal coupled to the second terminal of the first switch ( $S_1$ ) and the coil (L) has a second terminal coupled to a first terminal of the third switch ( $S_3$ ), and the third switch has a second terminal coupled to the ground terminal (3), and the fourth switch ( $S_4$ ) has a first terminal coupled to the second terminal of the coil (L), and the fourth switch ( $S_4$ ) has a second terminal coupled to the output terminal (2); and in that in the operating condition and in the up-conversion mode the first switch ( $S_1$ ) is permanently closed, the second switch ( $S_2$ ) is permanently open, the third switch ( $S_3$ ) is alternately opened and closed, and the fourth switch ( $S_4$ ) is alternately opened and closed in phase opposition with respect to the third switch ( $S_3$ ); and in that in the operating condition and in the down-conversion mode the third switch ( $S_3$ ) is permanently open, the fourth switch ( $S_4$ ) is permanently closed, the first switch ( $S_1$ ) is alternately opened and closed, and the second switch ( $S_2$ ) is alternately opened and closed in phase opposition with respect to the first switch ( $S_1$ ), and in that in the operating condition and in the window conversion mode the first switch ( $S_1$ ) and the fourth switch ( $S_4$ ) are permanently closed, and the second switch ( $S_2$ ) and the third switch ( $S_3$ ) are permanently open.

1/2





FIG. 1



## INTERNATIONAL SEARCH REPORT

International Application No

PCT/EP 00/03776

**A. CLASSIFICATION OF SUBJECT MATTER**  
IPC 7 H02M3/158

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H02M

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 831 418 A (SEIYA KITAGAWA ) 3 November 1998 (1998-11-03) abstract figures 2,3,5,7,9,15 column 1, line 26 - line 33 column 4, line 65 -column 5, line 30 column 9, line 31 -column 10, line 24	1-9
Y	US 5 402 060 A (BRIAN P. ERISMAN) 28 March 1995 (1995-03-28) abstract figure 1 column 1, line 49 -column 2, line 5 column 2, line 55 - line 60 -/-	1-9

☒ Further documents are listed in the continuation of box C.☒ Patent family members are listed in annex.

## \* Special categories of cited documents :

- \*A\* document defining the general state of the art which is not considered to be of particular relevance
- \*E\* earlier document but published on or after the international filing date
- \*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- \*O\* document referring to an oral disclosure, use, exhibition or other means
- \*P\* document published prior to the international filing date but later than the priority date claimed

\*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

\*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

\*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

\*Z\* document member of the same patent family

Date of the actual completion of the international search

22 August 2000

Date of mailing of the international search report

31/08/2000

Name and mailing address of the ISA

European Patent Office, P.B. 5618 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer

Lund, M

# INTERNATIONAL SEARCH REPORT

International Application No

PCT/EP 00/03776

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 5 359 280 A (STANLEY CENTER ET AL.) 25 October 1994 (1994-10-25) abstract column 2, line 24 - line 28	1-9
A	US 5 602 463 A (CLARK A. BENDALL ET AL.) 11 February 1997 (1997-02-11) abstract figure 1 column 2, line 16 - line 24 column 7, line 22 - line 35	1
A	US 5 583 422 A (KLAUS SCHIRMER ET AL.) 10 December 1996 (1996-12-10) abstract figure 2 column 6, line 38 - line 59 column 8, line 35 - line 40	2
A	DE 39 14 069 A (STANDARD ELECTRIC LORENZ AG) 31 October 1990 (1990-10-31) column 1, line 31 - line 58 column 2, line 2 - line 29	2
A	US 4 578 630 A (JAMES T. GROSCH) 25 March 1986 (1986-03-25) abstract column 1, line 13 - line 25 column 5, line 40 - line 42	7,8
A	US 5 475 296 A (RONALD G. VINSANT ET AL.) 12 December 1995 (1995-12-12) cited in the application figure 2 column 3, line 17 - line 35 column 4, line 12 - line 20	9



# INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No.

PCT/EP 00/03776

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 5831418 A	03-11-1998	JP 10225108 A	21-08-1998
US 5402060 A	28-03-1995	JP 7143742 A	02-06-1995
US 5359280 A	25-10-1994	US 5477132 A	19-12-1995
		US 5654063 A	05-08-1997
US 5602463 A	11-02-1997	EP 0779700 A	18-06-1997
US 5583422 A	10-12-1996	DE 4209053 A	23-09-1993
		DE 59307278 D	09-10-1997
		WO 9319514 A	30-09-1993
		EP 0631697 A	04-01-1995
DE 3914069 A	31-10-1990	NONE	
US 4578630 A	25-03-1986	CA 1263142 A	21-11-1989
		DE 3581595 D	07-03-1991
		EP 0182621 A	28-05-1986
		JP 1959830 C	10-08-1995
		JP 6091737 B	14-11-1994
		JP 61191263 A	25-08-1986
US 5475296 A	12-12-1995	NONE	